ABSTRACT
INTRODUCTION
Research in the area of analog circuit fault simulation and test vector generation has not achieved the same degree of success as its digital counterpart owing to the difficulty in modeling analog behavior, the continuous nature of their input and output signals, the non-linearity of circuit elements, and the complicated relations between input and output signal called transfer function. Thus, a direct application of digital stuck-at fault model proves to be inadequate for the analog circuit fault simulation and test vector generation.
Despite those difficulties, there was significant pressure from the testing community and the industry to develop a fault model and test methodology to serve the same purpose on the analog side. One major step in this direction was the migration from functional fault model to structural fault model. This move allowed fault grading and acted as a measure to quantify the quality of the test plan; thereby permitting test requirements and benchmarking of designfor-test strategies. However, analog testing was still done serially with faults inserted in the circuit and simulated one at a time.
In this paper, we present a parallel and accelerated fault simulation method that does not rely on the simulator in the loop. The proposed method builds a statistical model of the fault-free circuit and uses the circuit sensitivity and linear approximations in order to generate a fault model for each defect in the circuit. The obtained information is used for test vector specification.
OVERVIEW
Previous work in fault simulation and test generation focuses on digital circuits using the classical stuck-at fault model, where serial fault simulation techniques and parallel fault simulation techniques have been developed. Serial fault simulation is the simplest method of simulating faults. It consists of transforming the fault-free circuit model N so that it models the circuit Nf created by the fault f. Nf is then simulated. The entire process is repeated for each fault of interest [3] . Other fault simulation techniques: parallel, deductive, and concurrent, have been developed and differ from the serial method in two fundamental aspects: a) they determine the behavior of the circuit N in the presence of fault without explicitly changing the model of N and b) they are capable of simultaneously simulating a set of faults.
The introduction of the stuck-at fault model for digital circuits enabled digital testing to cope with the exponential growth in the digital circuit size, and complexity. Indeed, the stuck-at fault model enabled the functional testing to be replaced by structural testing, and acted as a measure to quantify the quality of the test plan, permitting test requirements and benchmarking of design-for-test strategies.
Hard fault modeling and simulation which addresses analog and mixed-signal circuits have been a subject of many publications [1] , [2] , [6] , [7] , and [8] . In [1] it has been suggested that the faulty analog behavior should be modeled as a modification to the nominal macromodel. For example, the fault model for a transistor has been implemented by replacing each transistor with a transistor surrounded by switches as shown in Figure 1 . A faulty circuit can be determined from a good one by opening or closing the appropriate switch.
In [8] to enable the circuit fault-effects to be simulated in a reasonable simulation time, behavioral models of each circuit block were developed. Hybrid fault simulations were performed by replacing each circuit block with its behavioral model equivalent except the block that has a target fault inserted. Each fault is manually inserted in the netlist for simulation. The behavioral models reduced the simulation time by a factor of 10 to 36. their corresponding responses (effects) to a given applied test in a serial manner. The required simulation time can become impracticably long, especially for large analog designs.
The novelty of our approach consists of parallel hard fault simulation and test vector specification based on effect-cause analysis. Indeed, from the distance between the fault-free circuit distribution and the faulty circuit distribution (effect), the fault value (cause) for all defects could be approximated simultaneously by linear estimation. Then using fault dominance theorem and fault value data, the test vectors are derived.
The objective of this paper is to present both the methodology and a practical implementation that address two fundamental problems that are limiting the growth of the testing capabilities of analog and mixed signal circuits. To bypass those limitations, we propose a structural fault model and parallel simulation of faults. The paper is organized as follows. In the third and fourth sections, hard fault dictionary generation, fault simulation, fault coverage computation and test vector specification are presented. Implementation details, practical examples and results that demonstrate the effectiveness of the proposed methodology are included in sections four. Section five concludes the paper.
FAULT SIMULATION
Fault simulation is used to construct a fault dictionary. Conceptually, a fault dictionary stores the signatures of the faults for a specific stimulus T. This approach requires computing the response of every possible fault before testing, which is impractical.
We propose a new type of fault dictionary that does not store the output signature of the fault f (effect), but computes and stores the fault value R fault (cause). When added to the circuit, this R fault will drive the output parameter to go out of its tolerance box. Using this new definition of fault dictionary, two steps are needed to construct the fault dictionary:
(i) The fault list is generated, and
(ii) From the fault-free and the faulty circuit output distributions, we simultaneously compute and store the fault value R fault for all defects in the fault list.
Fault Listing
The fault list contains the list of all possible shorts and opens in a circuit. Two fault list extractors could be used: a layout-based fault list (standard inductive fault analysis) and/or a schematic-based fault list extractor. In this case all branches are considered as potential opens and all nodes of the same element are considered as potential shorts. Generations of all combinations of two, three or more shorted nodes is possible but may lead to a large fault list containing a significant number of nonrealistic faults.
For MOSFET transistor, the layout extracted fault list is constructed of three shorts and two opens: short gate-source, short gate-drain, 
Fault Model (The Minimal Detectable Fault Value)
As mentioned previously, we propose to construct a fault dictionary by storing the fault value R fault (cause) instead of the storing the output parameter (effect). The effect is a constant value which represents the detectability threshold. The cause is the minimal defect value that, if added to the circuit, will cause the output parameter to go out of tolerance range and makes the fault detectable.
Several methods could be used to define the detectability threshold at the output parameter:
(i) A constant absolute value deviation of the output parameter from its nominal value i.e. , or
(ii) A constant percentage of the output parameter value i.e. , or (iii) A constant factor of the fault-free output distribution .
The first two methods of defining the detectability threshold are straightforward. For the third method (constant factor of the output distribution), we use a piecewise linear estimation to compute the fault-free circuit output due to process variations using Equation (1) [4], [5] . From Equation (1), the fault-free output mean and standard deviation can be obtained by Equation (2) and (3) respectively.
(1)
Where is the nominal output value and is the estimated output value due to the components variation.
is the variation of the circuit component due to process variation and is the sensitivity of to . is the standard deviation of the component , and are the covariance terms. Now, we compute the faulty circuit nominal value and its standard deviation due to added resistance. Equation (1), (2) , and (3) respectively become 
Where is the newly added component due to a short or open and is the gradient of with respect to the fault . is the standard deviation of the resistance, and the covariance term between the newly added component and the components in the original circuit.
Since is always zero, and if we consider the variable as independent, the covariance terms are zero, the expression for the faulty output variance is greatly simplified, and Equation (6) reduces to (7) Thus, under the above assumptions, hard defects do not modify the fault-free circuit standard deviation but affect only the mean value and .
Now that the fault-free and faulty output distributions are obtained, the detectability threshold is set to be the minimal distance between the fault-free and faulty circuit that guarantee detectability of the fault ( Figure 2 ) (8) where and are the mean values for the fault-free and faulty circuit and and are the estimated fault-free and faulty output standard deviations.
The fault value could now be obtained from Equation (2) and (5): (9) (10) Figure 2 Fault-free and faulty circuit output
Combining (3) and (10), we obtain (11) and are obtained using the well known adjoint network method [10] - [12] .The adjoint network method allows us to compute the sensitivity of one output parameter with respect to all component variations (existing and non-existing components) in only two simulations, one for the original network and one for the corresponding adjoint network. The adjoint network method for sensitivity computation in AC, DC and transient domain has been implemented using Hspice [13] as a basic simulator [4] , [5] and [9] .
In summary, the algorithm consists of two steps. First, from fault free circuit simulation, we compute the fault-free mean and standard deviation of the output parameters due to process variations [5] . Then, in the second step, from the output parameter distributions and gradient values, we compute and store the resistance values that will drive the output parameter(s) out of their tolerances ( Figure 3) . Note that the obtained resistance value indicates the value of the resistance that, if added to the branch (open circuit case) or between two nodes (short circuit case), will cause the output parameter to go out of its tolerance range. This resistance value will be used for test vector specification.
TEST VECTOR GENERATION
In this section we describe an algorithm which uses the fault dictionary generation approach proposed earlier and the fault dominance concept to derive the fault coverage and the set of test vectors that detect the largest set of faults without targeting individual faults. 
-------------------------------------------------------------------------------------------------------------

Fault Dominance
In digital circuits, fault dominance is used to reduce the number of faults that need to be considered.
Definition [3] : Let be the set of all tests that detect a fault . We say that a fault dominates the fault if and are equivalent under .
In other words, if dominates , then any test that detects , will also detect (on the same primary output). Therefore, for fault detection it is unnecessary to consider the dominating fault , since by deriving a test to detect we automatically obtain a test that detects as well.
In analog circuits, the input output relationship is more complex, but to the first order approximation, the fault dominance theorem could be used as well.
Indeed, instead of testing for the upper and lower resistance values for faults as in [8] (Table 1 ), in our case, fault dominance will be used where only the least dominating resistance (the largest) will be tested for shorts, and the least denominating resistance (the smallest) will be tested for open circuits.
Test Vector Specification
What we need now is to determine, for each fault, what is the best stimulus for detecting this fault. This best stimulus will be considered as the test vector for this fault.
The algorithm for performing this selection (Figure 4) consists of the following steps: a) select a set of stimuli. A default stimuli (user defined) could be used or it can be made by the test engineers in an interactive mode in order to consider any special characteristic of the circuit. Stimuli are divided into DC, AC and transient stimulus [2] : sine wave, pulse, ramp, any PWL function, etc.; b) construct the fault dictionary and obtain R fault as a function of stimulus T; c) loop through all stimulus and all faults in the fault dictionary and compare the fault value R fault with the typical values for short and opens R typical . (Table 1) ; d) evaluate the fault observability for each one of the proposed stimulus; and e) select the stimulus for which the fault observability is maximal and mark it as the test vector for the fault under consideration. Junction leakage 100 10 000
Poly-metal 1 short 0.2 1000
Poly-metal 2 short 0.2 1000
Poly-poly short 20 1000
Open 1Meg
The technique for open circuit faults will be described in the following section. The exact same reasoning is used for short circuit faults.
Knowing the component tolerance , the output parameter distribution of the fault-free and faulty circuit and can be estimated. Then from equation (11) we estimate the resistor value R fault that will cause the output parameter to go out of the tolerance range. R fault are stored in fault dictionary. Table 1 presents a list of circuit defects and the corresponding typical resistance range obtained by statistical analysis of circuit defects [8] . R fault is compared to R typical . If R fault is less than R typical , we conclude that R fault (or a higher resistance value) will cause the output parameter to deviate out of tolerance, and the stimulus T is accepted as a valid test vector. On the other hand, if R fault is higher than R typical , no deviation of the output parameter could be detected and the stimulus T is rejected.
Finally, from the set of stimulus that has been accepted as valid test vectors, select the stimulus for which R fault is minimal (the dominating fault value) and consider it as the test vector for the current fault.
Since shorts are the dual of opens, we do not need to repeat the steps above where the same technique is applied, except that R fault needs to be higher than R typical in order to cause a detectable deviation in the output parameter signature. 
EXPERIMENTAL RESULTS
The proposed algorithm has been implemented as an automated tool set for IC testing, fault simulation and test vector generation. The implementation was done in the C programming language on a SUN workstation.
The procedures outlined in this paper were applied to a fifth order Chebychev band-pass filter ( Figure 5 ), and to several benchmark circuits as shown in Table 4 .
Detailed example:
The fifth order Chebychev filter ( Figure 5 ), is tested for 25 possible hard faults. The stimulus set T was selected as the frequency range [0, 20KHz] . The detection threshold was set to 5% of the nominal output voltage, R typical for open set to 1Meg ohm, and R typical for shorts set to 1Kohm.
It is found that all the relevant possible shorts and opens are easily detected. Table 2 and Table 3 give some possible hard faults, their computed nominal values and the frequency/test vector at which they are detected. . Experimental results (summary):
Figure 5 Fifth Order Chebychev Filter
A set of 7 benchmark circuits are simulated. The benchmark circuits range from a simple operational amplifier to a complex 8 bit current DAC. Level 3, level 28 and level 49 transistor MOSFET models are used in the sensitivity computation environment.
In all experiments the output voltage measurements and/or output current measurements were considered for testing. The detection threshold was set to where is the standard deviation of the fault-free circuit. Table 4 describes the circuit type, the test domain, the number of transistors in the circuit, the number of faults in the fault list obtained by a schematic fault dictionary extractor, and the total CPU time on a SPARC 10 workstation. The approximated CPU time is given for serial methods using one simulation per fault.The obtained fault coverage is also provided for comparison purposes. The average fault coverage was 90% with a small CPU cost. Figure  6 presents the fault coverage as a function of the number of test vectors.
CONCLUSION
By using a structural fault model and by moving from the standard serial test approaches to a parallel test approach, mixed-signal circuit testing is now one step closer to the digital testing. Indeed, an automatic tool for parallel fault simulation and test vector generation based on cause-effect approach has been presented. The concept is new, and from our simulation results, we can conclude that this method is highly efficient. Several examples and test cases showed that fault coverage was as high as 98.6% with simulating time several order of magnitude less than the serial methods.
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